

MOS INTEGRATED CIRCUIT μ PD431000A-X

1M-BIT CMOS STATIC RAM 128K-WORD BY 8-BIT EXTENDED TEMPERATURE OPERATION

Description

The μ PD431000A-X is a high speed, low power, and 1,048,576 bits (131,072 words by 8 bits) CMOS static RAM.

The μ PD431000A-X has two chip enable pins (/CE1, CE2) to extend the capacity. And battery backup is available. In addition to this, A and B versions are low voltage operations.

The μ PD431000A-X is packed in 32-pin PLASTIC SOP, 32-pin PLASTIC TSOP (I) (8 × 13.4 mm) and (8 × 20 mm).

Features

- 131,072 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150 ns (MAX.)
- Low voltage operation (A version: Vcc = 3.0 to 5.5 V, B version: Vcc = 2.7 to 5.5 V)
- Operating ambient temperature: T_A = −25 to +85 °C
- Low Vcc data retention: 2.0 V (MIN.)
- Output Enable input for easy application
- Two Chip Enable inputs: /CE1, CE2

Part number	Access time	Operating supply	Operating ambient		Supply curr	ent
	ns (MAX.)	voltage	temperature	At operating	At standby	At data retention
		V	°C	mA (MAX.)	μ Α (MAX.)	μΑ (MAX.) Note1
μPD431000A-xxX	70, 85	4.5 to 5.5	–25 to +85	70	50	2.5
μPD431000A-AxxX	70 ^{Note2} , 100	3.0 to 5.5		35 Note3	26 Note5	
μPD431000A-BxxX	70 Note2, 100, 120, 150	2.7 to 5.5		30 Note4	22 Note6	

Notes 1. T_A ≤ 40 °C

- **2.** Vcc = 4.5 to 5.5 V
- 3. 70 mA (Vcc > 3.6 V)
- 4. 70 mA (Vcc > 3.3 V)
- **5.** 50 μ A (Vcc > 3.6 V)
- **6.** 50 μ A (Vcc > 3.3 V)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Document No. M10430EJ9V0DS00 (9th edition)
Date Published April 2002 NS CP (K)
Printed in Japan

The mark ★ shows major revised points.



Ordering Information


	Part number	Package	Access time ns (MAX.)	Operating supply voltage	Operating ambient temperature	Remark
			,	V	°C	
	μPD431000AGW-70X	32-pin PLASTIC SOP	70	4.5 to 5.5	-25 to +85	-
		(13.34 mm (525))				
	μPD431000AGZ-70X-KJH	32-pin PLASTIC TSOP (I)				
	μPD431000AGZ-85X-KJH	(8 × 20) (Normal bent)	85			
	μPD431000AGZ-A10X-KJH		100	3.0 to 5.5		A version
*	μPD431000AGZ-B10X-KJH		100	2.7 to 5.5		B version
	μPD431000AGZ-B12X-KJH		120			
	μPD431000AGZ-B15X-KJH		150			
	μPD431000AGZ-70X-KKH	32-pin PLASTIC TSOP (I)	70	4.5 to 5.5		-
	μPD431000AGZ-85X-KKH	(8 × 20) (Reverse bent)	85			
	μPD431000AGZ-A10X-KKH		100	3.0 to 5.5		A version
*	μPD431000AGU-B10X-9JH	32-pin PLASTIC TSOP (I)	100	2.7 to 5.5		B version
	μPD431000AGU-B12X-9JH	(8 × 13.4) (Normal bent)	120			
	μPD431000AGU-B15X-9JH		150			
	μPD431000AGU-B12X-9KH	32-pin PLASTIC TSOP (I)	120	2.7 to 5.5		
	μPD431000AGU-B15X-9KH	(8 × 13.4) (Reverse bent)	150			



Pin Configurations (Marking Side)

/xxx indicates active low signal.

32-pin PLASTIC SOP (13.34 mm (525))
[μPD431000AGW-xxX]



A0 - A16 : Address inputs

I/O1 - I/O8 : Data inputs / outputs /CE1, CE2 : Chip Enable 1, 2

/WE : Write Enable
/OE : Output Enable
Vcc : Power supply

GND : Ground

NC : No connection

Remark Refer to Package Drawings for the 1-pin index mark

Data Sheet M10430EJ9V0DS 3

32-pin PLASTIC TSOP (I) (8x20) (Normal bent) [μPD431000AGZ-xxX-KJH] [μPD431000AGZ-AxxX-KJH]



32-pin PLASTIC TSOP (I) (8×20) (Reverse bent) $[\mu PD431000AGZ-xxX-KKH] \\ [\mu PD431000AGZ-AxxX-KKH]$

		1
/OE ○	32	← ○ A11
A10 ○ →	31 2	← ○ A9
/CE1 ○ →	30 3	~ ─○ A8
I/O8 ○ < →	29 4	← ○ A13
I/O7 ○ < →	28 5	→ ∴ /WE
I/O6 ○ <	27 6	← ○ CE2
I/O5 ○ < →	26 7	→ ○ A15
I/O4 ○ ≺ →	25 8	──── Vcc
GND O	24 9	——○ NC
I/O3 ○ < →	23 10	→ ○ A16
I/O2 ○ < →	22 11	← ○ A14
I/O1 ○ < →	21 12	→ ○ A12
A0 ○ →	20 13	← ○ A7
A1 ○ →	19 14	← ○ A6
A2 ○ →	18 15	≺
A3 ○ →	17 16	←

A0 - A16 : Address inputs

I/O1 - I/O8 : Data inputs / outputs


/CE1, CE2 : Chip Enable 1, 2
/WE : Write Enable
/OE : Output Enable
Vcc : Power supply

GND : Ground


NC : No connection

Remark Refer to Package Drawings for the 1-pin index mark.

32-pin PLASTIC TSOP (I) (8x13.4) (Normal bent) [μPD431000AGU-BxxX-9JH]



32-pin PLASTIC TSOP (I) (8x13.4) (Reverse bent) [μPD431000AGU-BxxX-9KH]



A0 - A16 : Address inputs

I/O1 - I/O8 : Data inputs / outputs

/CE1, CE2 : Chip Enable 1, 2

/WE : Write Enable
/OE : Output Enable
Vcc : Power supply


GND : Ground

NC : No connection

Remark Refer to **Package Drawings** for the 1-pin index mark.



Block Diagram



Truth Table

/CE1	CE2	/OE	/WE	Mode	I/O	Supply current
Н	×	×	×	Not selected	High impedance	IsB
×	L	×	×			
L	Н	Н	Н	Output disable		Icca
L	Н	L	Н	Read	D оит	
L	Н	×	L	Write	Din	

 $\textbf{Remark} \quad \times \, : \, V_{IH} \,\, or \,\, V_{IL}$



Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 ^{Note} to +7.0	V
Input / Output voltage	VT		-0.5 Note to Vcc + 0.5	V
Operating ambient temperature	TA		–25 to +85	°C
Storage temperature	T _{stg}		–55 to +125	°C

Note -3.0 V (MIN.) (Pulse width: 30 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	μPD4310	μPD431000A-xxX		μPD431000A-AxxX		μPD431000A-BxxX	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		4.5	5.5	3.0	5.5	2.7	5.5	V
High level input voltage	VIH		2.4	Vcc+0.5	2.4	Vcc+0.5	2.4	Vcc+0.5	٧
Low level input voltage	VIL		-0.3 Note	+0.6	-0.3 Note	+0.5	-0.3 Note	+0.5	V
Operating ambient temperature	TA		-25	+85	-25	+85	-25	+85	°C

Note -3.0 V (MIN.) (Pulse width: 30 ns)

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	V _{IN} = 0 V			6	pF
Input / Output capacitance	C _{I/O}	V _{I/O} = 0 V			10	pF

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage

2. These parameters are not 100% tested.

Data Sheet M10430EJ9V0DS



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Parameter	Symbol	Test condit	ion	μPD4	431000	A-xxX	μPD4	31000A	-AxxX	μPD4	31000A	N-BxxX	Unit
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	lu	V _{IN} = 0 V to V _{CC}		-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μА
I/O leakage	ILO	V _{I/O} = 0 V to V _{CC} ,		-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μΑ
current		/CE1 = V _{IH} or CE2 = V or /WE = V _{IL} or /OE =											
Operating	Icca1	/CE1 = V _{IL} , CE2 = V _I	١,		40	70		40	70		40	70	mA
supply current		I _{I/O} = 0 mA	Vcc ≤ 3.6 V		_	_		15	35		_	_	
		Minimum cycle time	Vcc ≤ 3.3 V			_			-		15	30	
	ICCA2	/CE1 = V _{IL} , CE2 = V _I	١,			15			15			15	
		I _{I/O} = 0 mA,	Vcc ≤ 3.6 V			-			10			-	
		Cycle time = ∞	Vcc ≤ 3.3 V			_			1			8	
	Іссаз	/CE1 ≤ 0.2 V, CE2 ≥	Vcc – 0.2 V,			10			10			10	
		Cycle time = 1 μ s, Ivo	= 0 mA,										
		V _I L ≤ 0.2 V,	Vcc ≤ 3.6 V			_			8			_	
		V _{IH} ≥ V _{CC} − 0.2 V	Vcc ≤ 3.3 V			_			_			7	
Standby	IsB	/CE1 = V _{IH} or CE2 = V	VIL			3			3			3	mA
supply current			Vcc ≤ 3.6 V			_			2			1	
			Vcc ≤ 3.3 V			_			-			2	
	I _{SB1}	/CE1 ≥ Vcc - 0.2 V,			1	50		-	50		_	50	μΑ
		CE2 ≥ Vcc - 0.2 V	Vcc ≤ 3.6 V		_	_		0.5	26		_	_	
			Vcc ≤ 3.3 V		_	_		-	1		0.5	22	
	I _{SB2}	CE2 ≤ 0.2 V			1	50		-	50		-	50	
			Vcc ≤ 3.6 V		_	_		0.5	26		_	-	
			Vcc ≤ 3.3 V		_	_		_	_		0.5	22	
High level	Vон	Iон = −1.0 mA, Vcc ≥	4.5 V	2.4			2.4			2.4			V
output voltage		Iон = -0.5 mA		_			2.4			2.4			
Low level	Vol	IoL = 2.1 mA, Vcc ≥ 4	.5 V			0.4			0.4			0.4	V
output voltage		I _{OL} = 1.0 mA				_			0.4			0.4	

Remarks 1. VIN: Input voltage

Vi/o : Input / Output voltage

 $\textbf{2.} \ \ \textbf{These DC characteristics are in common regardless product classification}.$




AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


AC Test Conditions

[μ PD431000A-70X, μ PD431000A-85X]

Input Waveform (Rise and Fall Time ≤ 5 ns)




Output Waveform




Output Load

AC characteristics should be measured with the following output load conditions.




Remark CL includes capacitance of the probe and jig, and stray capacitance.

★ [μ PD431000A-A10X, μ PD431000A-B10X, μ PD431000A-B12X, μ PD431000A-B15X] Input Waveform (Rise and Fall Time \leq 5 ns)



Output Waveform



Output Load

AC characteristics should be measured with the following output load conditions.

Part number	Output load condition					
	taa, tco1, tco2, toe, toh	tlz1, tlz2, tolz, thz1, thz2, tohz, twhz, tow				
μPD431000A-A10X, μPD431000A-B10X, μPD431000A-B12X	1TTL + 50 pF	1TTL + 5 pF				
μPD431000A-B15X	1TTL + 100 pF	1TTL + 5 pF				



Read Cycle (1/2)

Parameter	Symbol		Vcc≥	4.5 V		Vcc≥	3.0 V	Unit	Condition
		μPD4310	μPD431000A-70X μ		μPD431000A-85X		00A-A10X		
		μPD4310	00A-AxxX						
		μPD4310	00A-BxxX						
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t RC	70		85		100		ns	
Address access time	taa		70		85		100	ns	Note
/CE1 access time	t co1		70		85		100	ns	
CE2 access time	tc02		70		85		100	ns	
/OE to output valid	t oe		35		45		50	ns	
Output hold from address change	tон	10		10		10		ns	
/CE1 to output in low impedance	t LZ1	10		10		10		ns	
CE2 to output in low impedance	t LZ2	10		10		10		ns	
/OE to output in low impedance	tolz	5		5		5		ns	
/CE1 to output in high impedance	t HZ1		25		30		35	ns	
CE2 to output in high impedance	t _{HZ2}		25		30		35	ns	
/OE to output in high impedance	tонz		25		30		35	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

★ Read Cycle (2/2)


Parameter	Symbol		Vcc ≥ 2.7 V						Condition
		μPD4310	00A-B10X	μPD4310	00A-B12X	μPD4310	00A-B15X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t RC	100		120		150		ns	
Address access time	taa		100		120		150	ns	Note
/CE1 access time	t co1		100		120		150	ns	
CE2 access time	tc02		100		120		150	ns	
/OE to output valid	t oe		50		60		70	ns	
Output hold from address change	tон	10		10		10		ns	
/CE1 to output in low impedance	t LZ1	10		10		10		ns	
CE2 to output in low impedance	t LZ2	10		10		10		ns	
/OE to output in low impedance	tolz	5		5		5		ns	
/CE1 to output in high impedance	t _{HZ1}		35		40		50	ns	
CE2 to output in high impedance	t _{HZ2}		35		40		50	ns	
/OE to output in high impedance	tонz		35		40		50	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.



Read Cycle Timing Chart



Remark In read cycle, /WE should be fixed to high level.



Write Cycle (1/2)

Parameter	Symbol		Vcc≥	4.5 V		Vcc≥	3.0 V	Unit	Condition
		μPD4310	μPD431000A-70X		μPD431000A-85X		μPD431000A-A10X		
		μPD4310	PD431000A-AxxX						
		μPD4310	00A-BxxX						
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		ns	
/CE1 to end of write	tcw1	55		70		80		ns	
CE2 to end of write	tcw2	55		70		80		ns	
Address valid to end of write	taw	55		70		80		ns	
Address setup time	t as	0		0		0		ns	
Write pulse width	t wp	50		60		60		ns	
Write recovery time	twr	5		5		0		ns	
Data valid to end of write	t _{DW}	35		35		60		ns	
Data hold time	t DH	0		0		0		ns	
/WE to output in high impedance	twнz		25		30		35	ns	Note
Output active from end of write	tow	5		5		5		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

★ Write Cycle (2/2)


Parameter	Symbol	Vcc ≥ 2.7				Unit	Condition		
		μPD431000A-B10X μPD431000A-B12X		μPD431000A-B15X					
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	100		120		150		ns	
/CE1 to end of write	tcw1	80		100		120		ns	
CE2 to end of write	tcw2	80		100		120		ns	
Address valid to end of write	taw	80		100		120		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	twp	60		85		100		ns	
Write recovery time	twr	0		0		0		ns	
Data valid to end of write	tow	60		60		80		ns	
Data hold time	t DH	0		0		0		ns	
/WE to output in high impedance	twнz		35		40		50	ns	Note
Output active from end of write	tow	5		5		5		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.



Write Cycle Timing Chart 1 (/WE Controlled)




- Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
- Remarks 1. Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.
 - 2. If /CE1 changes to low level at the same time or after the change of /WE to low level, or if CE2 changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.
 - 3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.

Data Sheet M10430EJ9V0DS 13



Write Cycle Timing Chart 2 (/CE1 Controlled)




Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.

Write Cycle Timing Chart 3 (CE2 Controlled)



Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.



Low Vcc Data Retention Characteristics ($T_A = -25 \text{ to } +85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Test Condition	μPD431000A-xxX		Unit	
			μPD431000A-AxxX		AxxX	
			μPD431000A-BxxX			
			MIN.	TYP.	MAX.	
Data retention supply voltage	Vccdr1	/CE1 ≥ Vcc − 0.2 V, CE2 ≥ Vcc − 0.2 V	2.0		5.5	V
	Vccdr2	CE2 ≤ 0.2 V	2.0		5.5	
Data retention supply current	ICCDR1	Vcc = 3.0 V, /CE1 ≥ Vcc − 0.2 V, CE2 ≥ Vcc − 0.2 V		0.5	20 Note	μΑ
	Iccdr2	Vcc = 3.0 V, CE2 ≤ 0.2 V		0.5	20 Note	
Chip deselection	tcdr		0			ns
to data retention mode						
Operation recovery time	t R		5			ms


Note 2.5 μ A (TA \leq 40 °C)

Data Sheet M10430EJ9V0DS 15



Data Retention Timing Chart


(1) /CE1 Controlled



Note A version: 3.0 V, B version: 2.7 V

Remark On the data retention mode by controlling /CE1, the input level of CE2 must be CE2 \geq Vcc - 0.2 V or CE2 \leq 0.2 V. The other pins (Address, I/O, /WE, /OE) can be in high impedance state.

(2) CE2 Controlled




Note A version: 3.0 V, B version: 2.7 V


Remark On the data retention mode by controlling CE2, the other pins (/CE1, Address, I/O, /WE, /OE) can be in high impedance state.





Package Drawings


32-PIN PLASTIC SOP (13.34 mm (525))











NOTE


Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
Α	20.61 MAX.
В	0.78 MAX.
С	1.27 (T.P.)
D	$0.40^{+0.10}_{-0.05}$
E	0.15±0.05
F	2.95 MAX.
G	2.7
Н	14.1±0.3
I	11.3
J	1.4±0.2
K	$0.20^{+0.10}_{-0.05}$
L	0.8±0.2
М	0.12
N	0.10
Р	3°+7° -3°


P32GW-50-525A-1




32-PIN PLASTIC TSOP(I) (8x20)










NOTES


- Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : $8.3\ mm\ MAX$.)


ITEM	MILLIMETERS
Α	8.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
E	0.1±0.05
F	1.2 MAX.
G	0.97±0.08
1	18.4±0.1
J	0.8±0.2
K	0.145±0.05
L	0.5
М	0.10
N	0.10
Р	20.0±0.2
Q	3°+5°
R	0.25
S	0.60±0.15


S32GZ-50-KJH1-2

32-PIN PLASTIC TSOP(I) (8x20)










NOTES


- 1. Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash: 8.3 mm MAX.)


ITEM	MILLIMETERS
Α	8.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
Е	0.1±0.05
F	1.2 MAX.
G	0.97±0.08
ı	18.4±0.1
J	0.8±0.2
K	0.145±0.05
L	0.5
М	0.10
N	0.10
Р	20.0±0.2
Q	3°+5° -3°
R	0.25
S	0.60±0.15
	222C7 E0 VVU4 2


S32GZ-50-KKH1-2


32-PIN PLASTIC TSOP(I) (8x13.4)












NOTES


- Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX.)


ITEM	MILLIMETERS
Α	8.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
G	1.0±0.05
Н	12.4±0.2
I	11.8±0.1
J	0.8±0.2
K	$0.145^{+0.025}_{-0.015}$
L	0.5
М	0.08
N	0.08
Р	13.4±0.2
Q	0.1±0.05
R	3°+5° -3°
S	1.2 MAX.
Т	0.25
U	0.6±0.15
	DOGGLI EG G III G


P32GU-50-9JH-2


32-PIN PLASTIC TSOP(I) (8x13.4)











NOTES

- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX.)

ITEM	MILLIMETERS
Α	8.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
G	1.0±0.05
Н	12.4±0.2
I	11.8±0.1
J	0.8±0.2
K	$0.145^{+0.025}_{-0.015}$
L	0.5
М	0.08
N	0.08
Р	13.4±0.2
Q	0.1±0.05
R	3°+5° -3°
S	1.2 MAX.
Т	0.25
U	0.6±0.15

P32GU-50-9KH-2



Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD431000A-X.

Types of Surface Mount Device

 $\begin{array}{lll} \mu \text{PD431000AGW-xxX} & : 32\text{-pin PLASTIC SOP (13.34 mm (525))} \\ \mu \text{PD431000AGZ-xxX-KJH} & : 32\text{-pin PLASTIC TSOP (I) (8x20) (Normal bent)} \\ \mu \text{PD431000AGZ-xxX-KKH} & : 32\text{-pin PLASTIC TSOP (I) (8x20) (Reverse bent)} \\ \mu \text{PD431000AGZ-AxxX-KJH} & : 32\text{-pin PLASTIC TSOP (I) (8x20) (Normal bent)} \\ \mu \text{PD431000AGZ-AxxX-KKH} & : 32\text{-pin PLASTIC TSOP (I) (8x20) (Reverse bent)} \\ \mu \text{PD431000AGZ-BxxX-KJH} & : 32\text{-pin PLASTIC TSOP (I) (8x20) (Normal bent)} \\ \mu \text{PD431000AGU-BxxX-9JH} & : 32\text{-pin PLASTIC TSOP (I) (8x13.4) (Normal bent)} \\ \mu \text{PD431000AGU-BxxX-9KH} & : 32\text{-pin PLASTIC TSOP (I) (8x13.4) (Reverse bent)} \\ \end{array}$



Revision History

Edition/	Page		Type of	Location	Description
Date	This	Previous	revision		(Previous edition -> This edition)
	edition	edition			
9th edition/	Throughout	Throughout	Addition	Part number	μPD431000AGZ-B10X-KJH
April 2002					μPD431000AGU-B10X-9JH

NEC μ PD431000A-X

[MEMO]

NEC μ PD431000A-X

[MEMO]

NEC μ PD431000A-X

[MEMO]



NOTES FOR CMOS DEVICES -

1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of April, 2002. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
 books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4